Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

<u>Listing of Claims:</u>

1-36. (Canceled).

37. (Previously Presented) A method for use in a code division multiple access (CDMA) user device, the method comprising:

transmitting data to a base station over a plurality of wireless channels;

receiving data from at least one data buffer in the base station over a data traffic channel;

receiving control data indicative of a data rate associated with the data traffic channel over a control channel;

wherein the CDMA user device is dynamically assigned additional data traffic channels for receiving data based on an urgency factor, wherein the urgency factor is based of data present in the data buffer.

- 38. (Canceled).
- 39. (Previously Presented) The method of claim 37, wherein the urgency factor permits dynamic allocation of an optimum number of data traffic channels to the CDMA user device for receiving data.

Applicant: Foore et al. **Application No.:** 10/767,016

40. (Previously Presented) The method of claim 37, wherein the urgency factor is used to determine channel allocation on a per CDMA user device basis.

41. (Previously Presented) The method of claim 37, wherein the urgency factor is used to determine channel allocation based on the data type.

42. (Previously Presented) The method of claim 37, wherein each CDMA user device is associated with at least one data buffer in the base station.

43. (Previously Presented) The method of claim 37, wherein the at least one buffer in the base station stores data to be transmitted to a CDMA user device.

44. (Previously Presented) The method of claim 37, wherein the received data comprises packet data corresponding to a particular data type attribute.

45. (Previously Presented) The method of claim 37, wherein the at least one data buffer is a memory structure controlled by a software application.

46. (Previously Presented) The method of claim 37, wherein the at least one data buffer is hardware controlled by a fast cache memory.